VHDL interface for engineering toolset
SES/vhdl is an interface from the company's SES/workbench–a system
simulation and performance engineering toolset for hardware/software
codesign–to VHDL. With SES/vhdl, the designer can translate the hardware
portion of the design into VHDL. The translated VHDL is compatible with
most commercially available VHDL design environments. SES/vhdl runs on Sun
workstations. ($6,000–available now.) Scientific and Engineering
Software, Inc., Austin, TX Michael Turner 512-328-5544 Fax 512-327-6646
Advertisement